

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/797,018	03/11/2004	Junichi Hikita	AI 257 D1	3920	
75	7590 07/12/2005		EXAMINER		
Steven M. Rabin			VU, HUNG K		
Rabin & Berdo,	P.C.				
Suite 500	Suite 500			PAPER NUMBER	
1101 14th Stree	1101 14th Street, N.W.			2811	
Washington, DC 20005			DATE MAILED: 07/12/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/797,018	HIKITA ET AL.			
		Examiner	Art Unit			
		Hung Vu	2811			
Period fo	The MAILING DATE of this communic or Reply	ation appears on the cover she	et with the correspondence a	ddress		
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD FO MAILING DATE OF THIS COMMUNIC nsions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communication of the period for reply specified above is less than thirty (30) period for reply is specified above, the maximum stature to reply within the set or extended period for reply wireply received by the Office later than three months after ed patent term adjustment. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no event, however, nication. days, a reply within the statutory minimum tory period will apply and will expire SIX (6 II, by statute, cause the application to beco	nay a reply be timely filed of thirty (30) days will be considered time) MONTHS from the mailing date of this me ABANDONED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed	on <u>17 May 2005</u> .				
2a)	This action is FINAL . 2b)⊠ This action is non-final.	•			
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 5.6 and 2122 is/are pending 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 5.6.21 and 22 is/are rejected Claim(s) is/are objected to. Claim(s) are subject to restriction	withdrawn from consideration				
Applicat	ion Papers					
10)	The specification is objected to by the The drawing(s) filed on is/are: a Applicant may not request that any objecti Replacement drawing sheet(s) including the oath or declaration is objected to be	a) accepted or b) objecte on to the drawing(s) be held in at ne correction is required if the dra	peyance. See 37 CFR 1.85(a). wing(s) is objected to. See 37 C			
Priority (under 35 U.S.C. § 119					
12)⊠ a)	Acknowledgment is made of a claim for All b) Some * c) None of: 1. Certified copies of the priority do Some * Copies of the priority do Some * Copies of the priority do Some * Copies of the certified copies of application from the International See the attached detailed Office action	ocuments have been received ocuments have been received the priority documents have be all Bureau (PCT Rule 17.2(a)).	in Application No. <u>09/499,38</u> been received in this Nationa			
Attachmer		_				
2) Notice	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO mation Disclosure Statement(s) (PTO-1449 or P er No(s)/Mail Date <u>3/11/04</u> .	D-948) Pape FO/SB/08) 5) ☐ Notic	view Summary (PTO-413) or No(s)/Mail Date se of Informal Patent Application (PT r:	°O-152)		

Art Unit: 2811

DETAILED ACTION

Election/Restrictions

1. Applicant's election without traverse of Invention of Figures 5-9, Claims 5, 6, 21 and 22, in the reply filed on 05/17/05 is acknowledged.

Claim Objections

- 2. Claims 6 and 22 are objected to because of the following informalities: In claims 6 and 22, line 1, "A" should be changed to "The" for clarity. Appropriate correction is required.
 - Claim Rejections 35 USC § 102
- 3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- Claims 5, 6, 21 and 22 rejected under 35 U.S.C. 102(b) as being anticipated by Takao (JP 58-091646, of record).

Takao discloses, as shown in Figures 1, 2, 6 and 7, a semiconductor chip, comprising

- a semiconductor substrate (1) having a low impedance portion (2);
- a functional bump (3a) provided on a surface of the semiconductor substrate for electrical connection between an internal circuit provided on the semiconductor substrate and a solid device (3);

Application/Control Number: 10/797,018

Art Unit: 2811

a dummy bump (5") provided on the surface of the semiconductor substrate and not serving for electrical connection between the internal circuit and the solid device yet electrically connected to the low impedance portion of the semiconductor substrate,

wherein the functional bump is provided on a peripheral portion of a mating surface of the semiconductor chip opposed to the solid device,

wherein the dummy bump is provided on a central portion of the mating surface.

Regarding claims 6 and 22, Takao discloses the dummy bumps has a greater connect area in contact with the solid device than the functional bump.

Regarding claim 6, Takao discloses, , as shown in Figures 1, 2, 6 and 7, a semiconductor, comprising:

a solid device (1);

a semiconductor chip (3) mounted and bonded onto a surface of the solid device;

a functional bump (3a) for electrical connection between an internal circuit of the semiconductor chip and the solid device;

a dummy bump (5") not serving for electrical connection between the internal circuit and the solid device wherein at least one of the solid device and the semiconductor chip includes a low impedance portion and the dummy bump is electrically connected to the low impedance portion,

wherein the functional bump is disposed in association with a peripheral portion of a mating surface of the semiconductor chip opposed to the solid device, and

wherein the dummy bump is disposed in association.

4. Claims 5 and 21 rejected under 35 U.S.C. 102(a) as being anticipated by Yano et al. (PN 5,909,058).

Yano et al. discloses, as shown in Figures 1-6, a semiconductor chip, comprising

a semiconductor substrate (20) having a low impedance portion (not shown);

a functional bump (13a) provided on a surface of the semiconductor substrate for electrical connection between an internal circuit provided on the semiconductor substrate and a solid device (3);

a dummy bump (13b) provided on the surface of the semiconductor substrate and not serving for electrical connection between the internal circuit and the solid device yet electrically connected to the low impedance portion of the semiconductor substrate,

wherein the functional bump is provided on a peripheral portion of a mating surface of the semiconductor chip opposed to the solid device,

wherein the dummy bump is provided on a central portion of the mating surface.

Regarding claim 21, Yano et al. discloses, as shown in Figures 1-6, a semiconductor, comprising:

a solid device (20);

a semiconductor chip (14) mounted and bonded onto a surface of the solid device;

a functional bump (3a) for electrical connection between an internal circuit of the semiconductor chip and the solid device;

Art Unit: 2811

a dummy bump (13b) not serving for electrical connection between the internal circuit and the solid device wherein at least one of the solid device and the semiconductor chip includes a low impedance portion and the dummy bump is electrically connected to the low impedance portion,

wherein the functional bump is disposed in association with a peripheral portion of a mating surface of the semiconductor chip opposed to the solid device, and wherein the dummy bump is disposed in association.

Conclusion

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hung K. Vu whose telephone number is (571) 272-1666. The examiner can normally be reached on Mon-Thurs 6:00-3:30, alternate Friday 7:00-3:30, Eastern Time.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie C. Lee can be reached on (571) 272-1732. The Central Fax Number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Art Unit: 2811

Vu

June 24, 2005

Hung Vu

Primary Examiner